| Age | Commit message (Collapse) | Author |
|---|
|
|
|
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
|
|
|
|
|
|
- now supports HDMI 1600x1200 50Hz interlaced resolution
- adjustment control now operates at lower speed which is still fairly sufficient
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
- field/frame timing log output now configurable per SF_Debug Xserver option
- odd numbers will output a status line every second
- even numbers will only spawn a line if a given value is exceeded either
drift or by sync point or by both
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
- new scheduling option added
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
- fast processors require additional delay of 32usecs where we wait for even field to pass
- white space fixes/indentation
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
- the intel part of the patch did undergo a major rewrite for improved D945GSEJT support
- full compatibility to prior intel hardware maintained
- in the course of that the debug facility has been improved
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
- support for Intel D945GSEJT (Johnstown) included
- support for Asus Eee PC 701 included
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
(affects radeon + intel systems)
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
- introduced new xorg.conf options for both intel and radeon FRC patches
- FRC (aka sync_fields) switch (default on)
- process priority (default 0)
- FRC debug output (default off)
- intel Xserver now starts even with disconnected monitor
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
- Full functionality of Radeon based original patch now ported
to recent Intel graphics hardware. This includes support
for i945G chipsets as found on EEE PCs and D945GCLF[2] boards.
- Exploits some special features of i945G chipsets like
vertical phase registers and fine tuning of vertical scaling.
This enables us to compensate for interference effects observed
when driving modern digital displays through a SCART interface.
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
|
|
|
|
It breaks bug #18462 on IBM 855GM with same subdevice ids.
(cherry picked from commit 0fe61b0b7e3bbe8ced1b0ad2be72c438d200c64b)
|
|
|
|
I was testing the behaviour of the XAA-based DRI buffer drawing code for
tiled buffers and accidentally left I830DRIInitBuffers disabled.
Signed-off-by: Keith Packard <keithp@keithp.com>
(cherry picked from commit c25437a69490b09acff335a81a38aa540f0822f5)
|
|
Also disable G41 in 01_gen_pci_ids.diff.
|
|
When moving or clearing the extra buffer contents associated with DRI
windows, the XAA code needs to see which buffer is being manipulated in the
Setup functions to program the tiling values correctly. Calling
I830SelectBuffer and not then calling I830Setup... would result in mis-tiled
rendering.
Signed-off-by: Keith Packard <keithp@keithp.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
(cherry picked from commit 7ddea0447c8972104d43cd7966f5ce89b4cca20c)
|
|
This may well explain why XAA never worked well on tiled front buffers;
tiled buffers require a different pitch programming on 965 than non-tiled
buffers, in dwords rather than bytes.
Signed-off-by: Keith Packard <keithp@keithp.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
(cherry picked from commit c946383afc644ae7740e3c3146424fdd86c05285)
|
|
On the GM45 we were assuming too little stolen memory (mostly harmless,
except when it wasn't, until the AGP fix), and on the G45 we were assuming too
much stolen memory, which was quite harmful when we touched the page that
didn't get mapped.
Future stolen memory accounting should use src/reg_dumper/intel_gtt before and
after enabling AGP on the chipset to confirm that only the GTT entries not
mapped to stolen are replaced, and that all of the unmapped GTT entries are
replaced with the constant scratch page.
(cherry picked from commit 4dd00681dd0f9fce8dfd4592b46418edbbd2eeb4)
|
|
We haven't found a way to make FBC work reliably with GM965 yet,
(it often fails to notice CPU writes). This appears to be a
specific problem with this device, (as we haven't gotten similar
bug reports for subsequent devices such as GM45). So FBC is
now disabled by default for GM965 but can still be enabled with
the FrameBufferCompression option for experimenting/debugging.
This resolves bug #16257:
[GM965 EXA] Frame-buffer compression broken for CPU writes (XPutImage)
https://bugs.freedesktop.org/show_bug.cgi?id=16257
(cherry picked from commit d24010b7b3f2419beb40dc5ae1e8aeb3e04b5a93)
|
|
(cherry picked from commit 1cc15ba454fdf54a7dea9da066e0a023a4742fab)
|
|
(cherry picked from commit d6b2696f9ac14a81598e0147698209ad428fd45d)
|
|
Adds a TV out quirk for HP Compaq nx6110. Fixes bz #17683.
(cherry picked from commit afa630b448e5993850433c9f0b129758ec4d37b5)
|
|
Looks like this platform might contain VBTs that indicate an LFP is present
even though it isn't. Intended to fix bz #11368.
(cherry picked from commit 10909d9b665864bda2b1654de009d556cd068726)
|
|
G41 is another 4 series chipset like G45/43.
(cherry picked from commit ec17c88a0ed7c9cf4ad68aa52a7a891946a1c0f4)
|
|
Render standby is known to cause possible hang issue on some
mobile chips, so always disable it.
[jcristau@debian.org: fixed up to apply on 2.3.2]
|
|
TimerCancel just cancels the timer: it still leaves the TimerRec intact and
unfreed.
(cherry picked from commit b9ef0ed7d7b96eca6394cd0d367369ec511d1bcd)
|
|
(cherry picked from commit fca7a4e9a5c73e1c129e94eeccf8fc795f729931)
|
|
(cherry picked from commit d0018a96064ee0adfe87c2d50c341bf7d2e45eb0)
|
|
|
|
|
|
* Kill 02_xaa_by_default_on_i965.diff. Switching to XAA breaks Xvideo,
which is Not Good™.
* New patch 02_965_no_exa_composite.diff: add a "RenderAccel" option, to
control whether EXA composite acceleration is enabled. Default to off on
i965+ to hopefully avoid the font rendering issues reported in #451791 and
friends.
|
|
|
|
|
|
so that vesa is autoloaded by default for these new boards for now.
|
|
|
|
|
|
The chip is 855GM, not GM45.
(cherry picked from commit 1a59cc6b9acf312de1755d67757bf7f1967342e4)
|
|
This reverts commit b25aefae388cdbf34d2ffa323853cd0661cd40ac.
It causes a regression (Debian bug #493096).
|
|
|
|
|
|
debian-unstable
|
|
|
|
|
