summaryrefslogtreecommitdiff
path: root/src/i830_display.c
AgeCommit message (Expand)Author
2008-03-05Really print adjusted_mode for mode debugZhenyu Wang
2008-03-04Fix DPLL programming in CRTC mode setHong Liu
2008-03-04Change FBC idle mode back to defaultJesse Barnes
2008-02-19Fix last 8XX clock's p2 value commitZhenyu Wang
2008-02-06Only disable FBC if registers are availableJesse Barnes
2008-02-05Only enable FBC if one pipe is activeJesse Barnes
2008-02-05Program FBC fence offset registerJesse Barnes
2008-02-04Bug 10773: fix i8xx pll p2 value in i830_crtc_clock_get()Hong Liu
2008-01-30Frame buffer compression support on new chipsetJesse Barnes
2008-01-24Clear shadow memory after allocationZhenyu Wang
2008-01-09Add pipe A force enable quirkJesse Barnes
2007-11-15remove unnecessary i830_reg.h includesZhenyu Wang
2007-11-14Correct FBC debug messageJesse Barnes
2007-11-13Review PLL spreadsheet and update register ranges.Keith Packard
2007-11-01Framebuffer compression fix: front buffer may not be at fence 0Jesse Barnes
2007-10-30Clear compiler error: "void functions cannot return values"Alan Coopersmith
2007-10-18Warn in the log if we choose a PLL clock that's way out of line.Eric Anholt
2007-09-10Only swap planes and pipes if DRM supports itJesse Barnes
2007-08-26Mechanical API conversions for libpciaccess.Keith Packard
2007-08-17Replace AA allocator usage with i830_memory.c for RandR rotation.Eric Anholt
2007-08-16Disambiguate plane and pipe mapping, use plane A on pipe B on pre-965 LVDSJesse Barnes
2007-08-14Fix seg fault introduced in tiling patch when TV detectZhenyu Wang
2007-08-10Set DSPATILEOFF/DSPBTILEOFF to handle 965 tiled frame buffers.Keith Packard
2007-08-10Attempt to fix several front buffer tiling failure cases.Eric Anholt
2007-08-10Tiling fixes for 965Jesse Barnes
2007-08-03Tiled rendering & fbc fixes:Jesse Barnes
2007-07-13Remove hard-coded CRT blanking frobbing for load detection.Keith Packard
2007-07-13Ensure pipe/output active before doing load detection.Keith Packard
2007-07-13Eliminate bogus (and harmful) blanking adjustment for load detect.Keith Packard
2007-07-07FBC fixes:Jesse Barnes
2007-07-06Fix naming of FBC plane enable bits (mistakenly called them pipes earlier).Jesse Barnes
2007-07-06Fix debug output in fbc enable/disable routines. Add logic to make sure fbcJesse Barnes
2007-07-06FBC and tiling changesJesse Barnes
2007-07-05Merge branch 'master' into fbcJesse Barnes
2007-07-05Revert discard alpha change, requires other fixes to work.Jesse Barnes
2007-07-05FBC fixes:Jesse Barnes
2007-07-03Fixup line length buffer padding, add kludge for front buffer tileJesse Barnes
2007-07-02Framebuffer compression changes:Jesse Barnes
2007-07-02Fix reversed LVDS dither enabling logic on GM965.Eric Anholt
2007-07-02Enable framebuffer compression (use Option "FrameBufferCompression"Jesse Barnes
2007-06-30Fix load detection to use border region instead of blanking.Keith Packard
2007-06-28Handle dual-channel LVDS on i855.Keith Packard
2007-06-22I830 needs to have plane/pipe/pll started in mode_set.Keith Packard
2007-06-22Increase vblank wait timeout from 20ms to 30ms. 49.6Hz < 20ms.Keith Packard
2007-06-19Fix left G33 issuesWang Zhenyu
2007-06-17Let DPMS functions enable plane/pipe/output on 8xx hardware.Keith Packard
2007-05-27On i830, Pipe B cannot be lit the first time unless Pipe A is running.Keith Packard
2007-05-18Update vblank pipes when a pipe gets disabled.Michel Dänzer
2007-05-17Make each output control clones/crtcs. Split DVO into LVDS, TMDS, TV.Keith Packard
2007-05-12Deal with i830 CRT load detection which cannot use FORCE_BORDER.Keith Packard
generated by cgit v1.2.3 (git 2.25.1) at 2025-08-05 18:11:28 +0000