| Age | Commit message (Collapse) | Author |
|---|
|
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
- made 'git clone git://anongit.freedesktop.org/git/mesa/drm' obsolete
- introduced new xorg.conf options for both intel and radeon FRC patches
- FRC (aka sync_fields) switch (default on)
- process priority (default 0)
- FRC debug output (default off)
- fixed a driver bug in radeon DRM with possible cause of crash
- removed code looking for lost VBLANK interrupt in radeon DRM. This issue
has been fixed by standard lenny kernel.
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
Signed-off-by: Thomas Hilber <sparkie@lowbyte.de>
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
|
|
(cherry picked from commit b0378bb145c8a915c943bef7d17f2cdecfccc891)
|
|
(cherry picked from commit c18fad622a3c4f9572051120d83af68b625b5686)
|
|
- makes crtc1 and crtc2 watermark setup independant.
- fixes the case where only crtc2 is active
(cherry picked from commit dc231ff8e063313d2bcf5acccad67a9f8a7e3314)
|
|
This patch fixes the console switch for me on R5xx.
There are two aspects to it:
- Fix the ordering of avivo_restore() to better match what's
happening in the driver & ATOM, properly locking/unlocking and
only enabling the CRTCs after everything has been properly
programmed.
- Don't ASIC_INIT if the card has any CRTC enabled. This is the
best I came up with for avoiding spurrious ASIC_INIT on cards that
-are- POSTed but don't have the BIOS coming from c0000 on x86. The
problem with spurrious ASIC_INIT is that we do it before we do
RADEONSave(), so that screws up the console switch.
Note that I think we also should save/restore the palette, I don't think
we do. right now, it's a minor issue for me because I fixed offb to be
able to set it on AVIVO's but it might still have to be done in the long
run.
Tested with a VGA analog setup on DACA and a DVI setup on TMDS 0. I
haven't tested any other combo but that should get us going.
Cheers,
Ben.
Signed-off-by: Dave Airlie <airlied@redhat.com>
(cherry picked from commit df53d12a06fad41f00cff849458cb358ab5e2098)
|
|
This should help to avoid 2d & 3d engine to step on each
other dma transaction.
|
|
According to the hw guys, you should use DSTCACHE_CTLSTAT to
flush the 2D dst cache rather than RB2D_DSTCACHE_CTLSTAT.
|
|
Is there any reason to still do this in the ddx?
Maybe real old drms?
|
|
|
|
this should fix bugs 16115, 16035
|
|
ATI provides the following algorithm to calculate the RMX scaling ratios
in its programming specs:
when RMX_AUTO_RATIO_HORZ_INC set to 1,Horizontal auto ratio result trucated,
and then incremented by 1.
Horz_Ratio = ( ((Active display width in characters (including overscan) + 1)
/ (Panel width in characters)) x 4096 + 1 )
else
Horz_Ratio = ( ((Active display width in characters (including overscan))
/ (Panel width in characters)) x 4096 + 1 )
when RMX_AUTO_RATIO_VERT_INC set to 1, Vertical auto ratio result trucated,
and then incremented by 1.
Vert_Ration = ( ((Active display width in characters (including overscan) + 1)
/ (Panel width in characters)) x 4096 + 1)
else
Vert_Ration = ( ((Active display width in characters (including overscan))
/ (Panel width in characters)) x 4096 + 1)
This patch implements this behavor. Additionally it avoids the use of floats.
|
|
|
|
As has been done with xf86-video-intel, replace all CARD* datatypes with
uint*_t datatypes available from stdint.h.
|
|
this should fix occasional corruption seen when updating
the cursor.
|
|
Also add more bit defs to wait_until register
|
|
|
|
|
|
- get pipe config based on GB_PIPE_SELECT where applicable
(adapted from a similar patch from Dave)
- only flush the dst cache after submitting vertices, freeing
the cache lines stalls the pipe
- no need to wait for 3D idle after submitting vertices
- fix PURGE_CACHE() and PURGE_ZCACHE() for r3xx+
- fix depth 16 with EXA composite
|
|
Use the border color when possible, otherwise fall back to software.
|
|
If you have an XPRESS chip, please test!!!
|
|
XPRESS chips added a second set of FP control registers.
I don't have the hw to test however.
|
|
|
|
|
|
still not working.
- swizzle US output for BGR formats
- no need to write to temps in ALU ops,
write to output only
- flush the PVS before updating
|
|
|
|
|
|
|
|
This should fix the color banding some people have noticed.
Also save/restore DDIA regs on RS6xx
|
|
|
|
|
|
|
|
This should fix the checkerboard issues on r300/r350 cards.
|
|
|
|
pointed out by plaes on irc
|
|
|
|
|
|
Just an example of how to setup and run the r500 3D engine for rotation.
this rotates for me but I get some strange clipping on the bottom of my screen
|
|
|
|
|
|
|
|
Based on the kdrive ati video code by Eric Anholt.
R3xx/R4xx still have some clipping issues in certain situations
|
|
|
|
|
|
|
|
|
|
Tested on my M10-based laptop.
|
|
Set the vertex and fragment engine to expect the mask coords.
|
|
|
